

MOTOROLA
SEMICONDUCTOR
 TECHNICAL DATA

Addendum to

MC68HC000

Low Power HCMOS

16-/32-Bit Microprocessor

This addendum applies to the *MC68HC000 Low Power HCMOS 16-/32-Bit Microprocessor Technical Summary* (BR275/D). The following preliminary tables correspond to the AC Electrical Characteristics of the new 16 MHz version of the MC68HC000 microprocessor available from Motorola. These tables are provided as additions to the current MC68HC000 AC Electrical Specifications.

PRELIMINARY AC ELECTRICAL SPECIFICATIONS — CLOCK TIMING

Num.	Characteristic	Symbol	16 MHz		Unit
			Min	Max	
	Frequency of Operation	f	8	16.67	MHz
1	Clock Period	t _{cyc}	60	125	ns
2,3	Clock Pulse Width Measured From 1.5 V to 1.5 V	t _{CL} , t _{CH}	27	62.5	ns
4,5	Clock Rise and Fall Times	t _{Cr} , t _{Cf}	—	5	ns

PRELIMINARY AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES

Num.	Characteristic	Symbol	16 MHz		Unit
			Min	Max	
6	Clock Low to Address Valid	t _{CLAV}	—	30	ns
6A	Clock High to FC Valid	t _{CHFCV}	0	30	ns
7	Clock High to Address, Data Bus High Impedance (Maximum)	t _{CHADZ}	—	50	ns
8	Clock High to Address, FC Invalid (Minimum)	t _{CHAFI}	0	—	ns
9 ¹	Clock High to \overline{AS} , \overline{DS} Asserted	t _{CHSL}	3	30	ns
11 ²	Address Valid to \overline{AS} , \overline{DS} Asserted (Read)/ \overline{AS} Asserted (Write)	t _{AVSL}	15	—	ns
11A ²	FC Valid to \overline{AS} , \overline{DS} Asserted (Read)/ \overline{AS} Asserted (Write)	t _{FCVSL}	45	—	ns
12 ¹	Clock Low to \overline{AS} , \overline{DS} Negated	t _{CLSH}	3	30	ns
13 ²	\overline{AS} , \overline{DS} Negated to Address, FC Invalid	t _{SHAFI}	15	—	ns
14 ²	\overline{AS} (and \overline{DS} Read) Width Asserted	t _{SL}	120	—	ns
14A ²	\overline{DS} Width Asserted, Write	t _{DSL}	60	—	ns
15 ²	\overline{AS} , \overline{DS} Width Negated	t _{SH}	60	—	ns

— Continued —



PRELIMINARY AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES (Continued)

Num.	Characteristic	Symbol	16 MHz		Unit
			Min	Max	
16	Clock High to Control Bus High Impedance	t _{CHCZ}	—	50	ns
17 ²	\overline{AS} , \overline{DS} Negated to R/W Invalid	t _{SHRH}	15	—	ns
18 ¹	Clock High to R/W High	t _{CHRH}	0	30	ns
20 ¹	Clock High to R/W Low	t _{CHRL}	0	30	ns
20A ^{2,6}	\overline{AS} Asserted to R/W Low (Write)	t _{ASRV}	—	10	ns
21 ²	Address Valid to R/W Low (Write)	t _{AVRL}	0	—	ns
21A ²	FC Valid to R/W Low (Write)	t _{FCVRL}	30	—	ns
22 ²	R/W Low to \overline{DS} Asserted (Write)	t _{RLSL}	30	—	ns
23	Clock Low to Data-Out Valid	t _{CLDO}	—	30	ns
25 ²	\overline{AS} , \overline{DS} Negated to Data-Out Invalid (Write)	t _{SHDOI}	15	—	ns
26 ²	Data-Out Valid to \overline{DS} Asserted (Write)	t _{DOSL}	15	—	ns
27 ⁵	Data-In Valid to Clock Low (Setup Time on Read)	t _{DICL}	5	—	ns
28 ²	\overline{AS} , \overline{DS} Negated to \overline{DTACK} Negated (Asynchronous Hold)	t _{SHDAH}	0	110	ns
29	\overline{AS} , \overline{DS} Negated to Data-In Invalid (Hold Time on Read)	t _{SHDII}	0	—	ns
29A	\overline{AS} , \overline{DS} Negated to Data-In High Impedance	t _{SHDZ}	—	90	ns
30	\overline{AS} , \overline{DS} Negated to \overline{BERR} Negated	t _{SHBEH}	0	—	ns
31 ^{2,5}	\overline{DTACK} Asserted to Data-In Valid (Setup Time)	t _{DALDI}	—	50	ns
32	\overline{HALT} and \overline{RESET} Input Transition Time	t _{RHr,f}	—	150	ns
33	Clock High to \overline{BG} Asserted	t _{CHGL}	0	30	ns
34	Clock High to \overline{BG} Negated	t _{CHGH}	0	30	ns
35	\overline{BR} Asserted to \overline{BG} Asserted	t _{BRLGL}	1.5	3.5	Clks
36 ⁷	\overline{BR} Negated to \overline{BG} Negated	t _{BRHGH}	1.5	3.5	Clks
37	\overline{BGACK} Asserted to \overline{BG} Negated	t _{GALGH}	1.5	3.5	Clks
37A ⁸	\overline{BGACK} Asserted to \overline{BR} Negated	t _{GALBRH}	10	1.5	ns/Clks
38	\overline{BG} Asserted to Control, Address, Data Bus High Impedance (\overline{AS} Negated)	t _{GLZ}	—	50	ns
39	\overline{BG} Width Negated	t _{GH}	1.5	—	Clks
40	Clock Low to VMA Asserted	t _{CLVML}	—	50	ns
41	Clock Low to E Transition	t _{CLET}	—	35	ns
42	E Output Rise and Fall Time	t _{Er,f}	—	15	ns
43	VMA Asserted to E High	t _{VMLEH}	80	—	ns
44	\overline{AS} , \overline{DS} Negated to VPA Negated	t _{SHVPH}	0	50	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	t _{ELCAI}	10	—	ns
46	\overline{BGACK} Width Low	t _{GAL}	1.5	—	Clks
47 ⁵	Asynchronous Input Setup Time	t _{ASI}	5	—	ns
48 ^{2,3}	\overline{BERR} Asserted to \overline{DTACK} Asserted	t _{BELDAL}	10	—	ns
49 ⁹	\overline{AS} , \overline{DS} Negated to E Low	t _{SHEL}	-35	35	ns
50	E Width High	t _{EH}	220	—	ns
51	E Width Low	t _{EL}	340	—	ns
53	Data-Out Hold from Clock High	t _{CHDOI}	0	—	ns
54	E Low to Data-Out Invalid	t _{ELDOI}	10	—	ns
55	R/W Asserted to Data Bus Impedance Change	t _{RLDBD}	0	—	ns

— Continued —


PRELIMINARY AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES (Concluded)

Num.	Characteristic	Symbol	16 MHz		Unit
			Min	Max	
56 ⁴	HALT/RESET Pulse Width	tHRPW	10	—	Clks
57	BGACK Negated to \overline{AS} , \overline{DS} , R/W Driven	tGASD	1.5	—	Clks
57A	\overline{BGACK} Negated to FC, VMA Driven	tGAFD	1	—	Clks
58 ⁷	\overline{BR} Negated to \overline{AS} , \overline{DS} , R/W Driven	tRHSD	1.5	—	Clks
58A ⁷	\overline{BR} Negated to FC, VMA Driven	tRHFD	1	—	Clks

NOTES:

1. For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the value given in the maximum columns.
2. Actual value depends on clock period.
3. If #47 is satisfied for both \overline{DTACK} and \overline{BERR} , #48 may be ignored. In the absence of \overline{DTACK} , \overline{BERR} is an asynchronous input using the asynchronous input setup time (#47).
4. For powerup, the MC68HC000 must be held in the reset state for 100 milliseconds to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the processor.
5. If the asynchronous input setup time (#47) requirement is satisfied for \overline{DTACK} , the \overline{DTACK} -asserted to data setup time (#31) requirement can be ignored. The data must only satisfy the data-in to clock low setup time (#27) for the following clock cycle.
6. When \overline{AS} and R/W are equally loaded ($\pm 20\%$), subtract 5 nanoseconds from the values given in these columns.
7. The processor will negate \overline{BG} and begin driving the bus again if external arbitration logic negates \overline{BR} before asserting \overline{BGACK} .
8. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded, \overline{BG} may be reasserted.
9. The falling edge of S6 triggers both the negation of the strobes (\overline{AS} and \overline{DS}) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

ARCHIVE DOCUMENT - NOT FOR NEW DESIGN

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not authorized for use as components in life support devices or systems intended for surgical implant into the body or intended to support or sustain life. Buyer agrees to notify Motorola of any such intended end use whereupon Motorola shall determine availability and suitability of its product or products for the use intended. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

Literature Distribution Centers:

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands Milton Keynes, MK145BP, England.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; P.O. Box 80300; Cheung Sha Wan Post Office; Kowloon Hong Kong.



MOTOROLA