

# MC68HC000

## Technical Summary

### Low Power HCMOS

### 16-/32-Bit Microprocessor

This document contains both a summary of the MC68HC000 as well as a detailed set of parametrics. The purpose is twofold — to provide an introduction to the MC68HC000 and support for the sophisticated user. For detailed information on the MC68HC000, refer to the *MC68000 16-Bit Microprocessor User's Manual*.

The primary benefit of the MC68HC000 is its reduced power consumption. The device dissipates an order of magnitude less power than the HMOS MC68000.

The MC68HC000 is an implementation of the M68000 16/32 microprocessor architecture. The MC68HC000 has a 16-bit data bus implementation of the M68000 and is upward code compatible to the MC68010 virtual extension and the MC68020 32-bit implementation of the architecture. Any user-mode programs written using the MC68HC000 instruction set will run unchanged on the MC68000, MC68008, MC68010, and MC68020. This is possible because the user programming model is identical for all five processors and the instruction sets are proper sub-sets of the complete architecture. Resources available to the MC68HC000 user consist of the following:

- 17 32-Bit Data and Address Registers
- 16 Megabyte Direct Addressing Range
- 56 Powerful Instruction Types
- Operations on Five Main Data Types
- Memory Mapped I/O
- 14 Addressing Modes




Figure 1. User Programming Model

This document contains information on a new product. Specifications and information herein are subject to change without notice.



## INTRODUCTION

As shown in the user programming model (Figure 1), the MC68HC000 offers 16 32-bit registers and a 32-bit program counter. The first eight registers (D0-D7) are used as data registers for byte (8-bit), word (16-bit), and long word (32-bit) operations. The second set of seven registers (A0-A6) and the user stack pointer (USP) may be used as software stack pointers and base address registers. In addition, the registers may be used for word and long word operations. All of the 16 registers may be used as index registers.

In supervisor mode, the upper byte of the status register and the supervisor stack pointer (SSP) are also available to the programmer. These registers are shown in Figure 2.

The status register (Figure 3) contains the interrupt mask (eight levels available) as well as the condition codes: extend (X), negative (N), zero (Z), overflow (V), and carry (C). Additional status bits indicate that the processor is in a trace (T) mode and in a supervisor (S) or user state.




Figure 3. Status Register

## DATA TYPES AND ADDRESSING MODES

Five basic data types are supported. These data types are:

- Bits
- BCD Digits (4 Bits)
- Bytes (8 Bits)
- Words (16 Bits)
- Long Words (32 Bits)

In addition, operations on other data types such as memory addresses, status word data, etc. are provided in the instruction set.

The 14 addressing modes, shown in Table 1, include six basic types:

- Register Direct
- Register Indirect
- Absolute
- Program Counter Relative
- Immediate
- Implied

Included in the register indirect addressing modes is the capability to do postincrementing, predecrementing, off-

Table 1. Addressing Modes

Addressing Modes	Syntax
Register Direct Addressing Data Register Direct Address Register Direct	Dn An
Absolute Data Addressing Absolute Short Absolute Long	xxx.W xxx.L
Program Counter Relative Addressing Relative with Offset Relative with Index Offset	d <sub>16</sub> (PC) dg(PC, Xn)
Register Indirect Addressing Register Indirect Postincrement Register Indirect Predecrement Register Indirect Register Indirect with Offset Indexed Register Indirect with Offset	(An) (An)+ (An)- d <sub>16</sub> (An) dg(An, Xn)
Immediate Data Addressing Immediate Quick Immediate	#xxx #1-#8
Implied Addressing Implied Register	SR/USP/SP/PC

### NOTES:

- Dn = Data Register
- An = Address Register
- Xn = Address of Data Register used as Index Register
- SR = Status Register
- PC = Program Counter
- SP = Stack Pointer
- USP = User Stack Pointer
- ( ) = Effective Address
- dg = 8-Bit Offset. (Displacement)
- d<sub>16</sub> = 16-Bit Offset (Displacement)
- #xxx = Immediate Data

setting, and indexing. The program counter relative mode can also be modified via indexing and offsetting.

## INSTRUCTION SET OVERVIEW

The MC68HC000 instruction set is shown in Table 2. Some additional instructions are variations, or sub-sets, of these and they appear in Table 3. Special emphasis has been given to the instruction set's support of structured high-level languages to facilitate ease of programming. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 14 addressing modes. Combining instruction types, data types, and addressing modes, over 1000 useful instructions are provided. These instructions include signed and unsigned, multiply and divide, "quick" arithmetic operations, BCD arithmetic, and expanded operations (through traps).




Figure 2. Supervisor Programming Model Supplement

**Table 2. Instruction Set Summary**

Mnemonic	Description
ABCD ADD AND ASL ASR	Add Decimal With Extend Add Logical AND Arithmetic Shift Left Arithmetic Shift Right
Bcc BCHG BCLR BRA BSET BSR BTST	Branch Conditionally Bit Test and Change Bit Test and Clear Branch Always Bit Test and Set Branch to Subroutine Bit Test
CHK CLR CMP	Check Register Against Bounds Clear Operand Compare
DBcc DIVS DIVU	Test Condition, Decrement and Branch Signed Divide Unsigned Divide
EOR EXG EXT	Exclusive OR Exchange Registers Sign Extend
JMP JSR	Jump Jump to Subroutine
LEA LINK LSL LSR	Lead Effective Address Link Stack Logical Shift Left Logical Shift Right

Mnemonic	Description
MOVE MULS MULU	Move Signed Multiply Unsigned Multiply
NBCD NEG NOP NOT	Negate Decimal with Extend Negate No Operation One's Complement
OR	Logical OR
PEA	Push Effective Address
RESET ROL ROR ROXL ROXR RTE RTR RTS	Reset External Devices Rotate Left without Extend Rotate Right without Extend Rotate Left with Extend Rotate Right with Extend Return from Exception Return and Restore Return from Subroutine
SBCD Scc STOP SUB SWAP	Subtract Decimal with Extend Set Conditional Stop Subtract Swap Data Register Halves
TAS TRAP TRAPV TST	Test and Set Operand Trap Trap on Overflow Test
UNLK	Unlink

**Table 3. Variations of Instruction Types**

Instruction Type	Variation	Description
ADD	ADD ADDA ADDQ ADDI ADDX	Add Add Address Add Quick Add Immediate Add with Extend
AND	AND ANDI ANDI to CCR ANDI to SR	Logical AND And Immediate And Immediate to Condition Codes And Immediate to Status Register
CMP	CMP CMPA CMPM CMPI	Compare Compare Address Compare Memory Compare Immediate
EOR	EOR EORI EORI to CCR EORI to SR	Exclusive OR Exclusive OR Immediate Exclusive OR Immediate to Condition Codes Exclusive OR Immediate to Status Register

Instruction Type	Variation	Description
MOVE	MOVE MOVEA MOVEM MOVEP MOVEQ MOVE from SR MOVE to SR MOVE to CCR MOVE USP	Move Move Address Move Multiple Registers Move Peripheral Data Move Quick Move from Status Register Move to Status Register Move to Condition Codes Move User Stack Pointer
NEG	NEG NEGX	Negate Negate with Extend
OR	OR ORI ORI to CCR ORI to SR	Logical OR OR Immediate OR Immediate to Condition Codes OR Immediate to Status Register
SUB	SUB SUBA SUBI SUBQ SUBX	Subtract Subtract Address Subtract Immediate Subtract Quick Subtract with Extend

## SIGNAL DESCRIPTION

The input and output signals are illustrated functionally in Figure 4 and are described in the following paragraphs.




Figure 4. Input and Output Signals

### ADDRESS BUS (A1 THROUGH A23)

This 24-bit, unidirectional, three-state bus is capable of addressing 16 megabytes of data. It provides the address for bus operation during all cycles except interrupt cycles. During interrupt cycles, address lines A1, A2, and A3 provide information about what level interrupt is being serviced while address lines A4 through A23 are set to a logic high.

### DATA BUS (D0 THROUGH D15)

This 16-bit, bidirectional, three-state bus is the general purpose data path. It can transfer and accept data in either word or byte length. During an interrupt acknowledge cycle, the external device supplies the vector number on data lines D0-D7.

### ASYNCHRONOUS BUS CONTROL

Asynchronous data transfers are handled using the following control signals: address strobe, read/write, upper and lower data strobes, and data transfer acknowledge. These signals are explained in the following paragraphs.

#### Address Strobe ( $\overline{AS}$ )

This signal indicates that there is a valid address on the address bus.

#### Read/Write ( $R/\overline{W}$ )

This signal defines the data bus transfer as a read or write cycle. The  $R/\overline{W}$  signal also works in conjunction with the data strobes as explained in the following paragraph.

#### Upper and Lower Data Strobe ( $\overline{UDS}$ , $\overline{LDS}$ )

These signals control the flow of data on the data bus, as shown in Table 4. When the  $R/\overline{W}$  line is high, the processor will read from the data bus as indicated. When the  $R/\overline{W}$  line is low, the processor will write to the data bus as shown.

Table 4. Data Strobe Control of Data Bus

$\overline{UDS}$	$\overline{LDS}$	$R/\overline{W}$	D8-D15	D0-D7
High	High	—	No Valid Data	No Valid Data
Low	Low	High	Valid Data Bits 8-15	Valid Data Bits 0-7
High	Low	High	No Valid Data	Valid Data Bits 0-7
Low	High	High	Valid Data Bits 8-15	No Valid Data
Low	Low	Low	Valid Data Bits 8-15	Valid Data Bits 0-7
High	Low	Low	Valid Data Bits 0-7*	Valid Data Bits 0-7
Low	High	Low	Valid Data Bits 8-15	Valid Data Bits 8-15*

\*These conditions are a result of current implementation and may not appear on future devices.

### Data Transfer Acknowledge ( $\overline{DTACK}$ )

This input indicates that the data transfer is completed. When the processor recognizes  $\overline{DTACK}$  during a read cycle, data is latched and the bus cycle terminated. When  $\overline{DTACK}$  is recognized during a write cycle, the bus cycle is terminated.

### BUS ARBITRATION CONTROL

The three signals, bus request, bus grant, and bus grant acknowledge, form a bus arbitration circuit to determine which device will be the bus master device.

#### Bus Request ( $\overline{BR}$ )

This input is wire ORed with all other devices that could be bus masters. This input indicates to the processor that some other device desires to become the bus master.

#### Bus Grant ( $\overline{BG}$ )

This output indicates to all other potential bus master devices that the processor will release bus control at the end of the current bus cycle.

#### Bus Grant Acknowledge ( $\overline{BGACK}$ )

This input indicates that some other device has become the bus master. This signal should not be asserted until the following four conditions are met:

1. a bus grant has been received,
2. address strobe is inactive which indicates that the microprocessor is not using the bus,
3. data transfer acknowledge is inactive which indicates that neither memory nor peripherals are using the bus, and,
4. bus grant acknowledge is inactive which indicates that no other device is still claiming bus mastership.

### INTERRUPT CONTROL ( $\overline{IPL0}$ , $\overline{IPL1}$ , $\overline{IPL2}$ )

These input pins indicate the encoded priority level of the device requesting an interrupt. Level seven is the highest priority while level zero indicates that no interrupts are requested. Level seven cannot be masked. The least significant bit is given in  $\overline{IPL0}$  and the most significant bit is contained in  $\overline{IPL2}$ . These

lines must remain stable until the processor signals interrupt acknowledge (FC0-FC2 are all high) to insure that the interrupt is recognized.

### SYSTEM CONTROL

The system control inputs are used to either reset or halt the processor and to indicate to the processor that bus errors have occurred. The three system control inputs are explained in the following paragraphs.

#### Bus Error ( $\overline{\text{BERR}}$ )

This input informs the processor that there is a problem with the cycle currently being executed. Problems may be a result of:

1. nonresponding devices,
2. interrupt vector number acquisition failure,
3. illegal access request as determined by a memory management unit, or
4. other application dependent errors.

The bus error signal interacts with the halt signal to determine if the current bus cycle should be re-executed or if exception processing should be performed.

#### Reset ( $\overline{\text{RESET}}$ )

This bidirectional signal line acts to reset (start a system initialization sequence) the processor in response to an external reset signal. An internally generated reset (result of a  $\overline{\text{RESET}}$  instruction) causes all external devices to be reset and the internal state of the processor is not affected. A total system reset (processor and external devices) is the result of external  $\overline{\text{HALT}}$  and  $\overline{\text{RESET}}$  signals applied at the same time.

#### Halt ( $\overline{\text{HALT}}$ )

When this bidirectional line is driven by an external device, it will cause the processor to stop at the completion of the current bus cycle. When the processor has been halted using this input, all control signals are inactive and all three-state lines are put in their high-impedance state.

When the processor has stopped executing instructions, such as in a double bus fault condition, the  $\overline{\text{HALT}}$  line is driven by the processor to indicate to external devices that the processor has stopped.

### M6800 PERIPHERAL CONTROL

These control signals are used to allow the interfacing of synchronous M6800 peripheral devices with the asynchronous MC68HC000. These signals are explained in the following paragraphs.

#### Enable (E)

This signal is the standard enable signal common to all M6800 type peripheral devices. The period for this output is ten MC68HC000 clock periods (six clocks low, four clocks high). Enable is generated by an internal ring counter which may come up in any state (i.e., at power on, it is impossible to guarantee phase relationship of E to CLK). E is a free-running clock and runs regardless of the state of the bus on the MPU.

#### Valid Peripheral Address ( $\overline{\text{VPA}}$ )

This input indicates that the device or region addressed is an M68000 Family device and that data transfer should be

synchronized with the enable (E) signal. This input also indicates that the processor should use automatic vectoring for an interrupt during an IACK cycle.

#### Valid Memory Address ( $\overline{\text{VMA}}$ )

This output is used to indicate to M68000 peripheral devices that there is a valid address on the address bus and the processor is synchronized to enable. This signal only responds to a valid peripheral address ( $\overline{\text{VPA}}$ ) input which indicates that the peripheral is an M68000 Family device.

### PROCESSOR STATUS (FC0, FC1, FC2)

These function code outputs indicate the state (user or supervisor) and the cycle type currently being executed, as shown in Table 5. The information indicated by the function code outputs is valid whenever address strobe ( $\overline{\text{AS}}$ ) is active.

Table 5. Function Code Outputs

Function Code Output			Cycle Time
FC2	FC1	FC0	
Low	Low	Low	(Undefined, Reserved)
Low	Low	High	User Data
Low	High	Low	User Program
Low	High	High	(Undefined, Reserved)
High	Low	Low	(Undefined, Reserved)
High	Low	High	Supervisor Data
High	High	Low	Supervisor Program
High	High	High	Interrupt Acknowledge

#### CLOCK (CLK)

The clock input is a TTL-compatible signal that is internally buffered for development of the internal clocks needed by the processor. The clock input should not be gated off at any time and the clock signal must conform to minimum and maximum pulse width times. The clock is a constant frequency square wave with no stretching or shaping techniques required.

### DATA TRANSFER OPERATIONS

Transfer of data between devices involves the following leads:

1. address bus A1 through A23,
2. data bus D0 through D15, and
3. control signals.

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cycles, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. In addition, the bus master is responsible for deskewing the acknowledge and data signals from the slave device.

The following paragraphs explain the read, write, and read-modify-write cycles. The indivisible read-modify-write cycle is the method used by the MC68HC000 for interlocked multi-processor communications.

#### READ CYCLE

During a read cycle, the processor receives data from the memory of a peripheral device. The processor reads bytes of data in all cases. If the instruction specifies a word (or double word) operation, the processor reads both upper and lower bytes simultaneously by asserting both upper and lower data

strokes. When the instruction specifies byte operation, the processor uses an internal A0 bit to determine which byte to read and then issues the data strobe required for that byte. For byte operations, when the A0 bit equals zero, the upper data strobe is issued. When the A0 bit equals one, the lower data strobe is issued. When the data is received, the processor correctly positions it internally.

### WRITE CYCLE

During a write cycle, the processor sends data to either the memory or a peripheral device. The processor writes bytes of data in all cases. If the instruction specifies a word operation, the processor writes both bytes. When the instruction specifies a byte operation, the processor uses an internal A0 bit to determine which byte to write and then issues the data strobe required for that byte. For byte operations, when the A0 bit equals zero, the upper data strobe is issued. When the A0 bit equals one, the lower data strobe is issued.

### READ-MODIFY-WRITE CYCLE

The read-modify-write cycle performs a read, modifies the data in the arithmetic-logic unit, and writes the data back to the same address. In the MC68HC000, this cycle is indivisible in that the address strobe is asserted throughout the entire cycle. The test and set (TAS) instruction uses this cycle to provide meaningful communication between processors in a multiple processor environment. This instruction is the only instruction that uses the read-modify-write cycles and since the test and set instruction only operates on bytes, all read-modify-write cycles are byte operations.

## PROCESSING STATES

The MC68HC000 is always in one of three processing states: normal, exception, or halted.

### NORMAL PROCESSING

The normal processing state is that associated with instruction execution; the memory references are to fetch instructions and operands, and to store results. A special case of normal

state is the stopped state which the processor enters when a stop instruction is executed. In this state, no further references are made.

### EXCEPTION PROCESSING

The exception processing state is associated with interrupts, trap instructions, tracing, and other exception conditions. The exception may be internally generated by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, by a bus error, or by a reset. Exception processing is designed to provide an efficient context switch so that the processor may handle unusual conditions.

### HALTED PROCESSING

The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. Only an external reset can restart a halted processor. Note that a processor in the stopped state is not in the halted state, nor vice versa.

## INTERFACE WITH M6800 PERIPHERALS

Motorola's extensive line of M6800 peripherals are directly compatible with the MC68HC000. Some of these devices that are particularly useful are:

- MC6821 Peripheral Interface Adapter
- MC6840 Programmable Timer Module
- MC6843 Floppy Disk Controller
- MC6845 CRT Controller
- MC6850 Asynchronous Communications Interface Adapter
- MC6854 Advanced Data Link Controller

To interface the synchronous M6800 peripherals with the asynchronous MC68HC000, the processor modifies its bus cycle to meet the M6800 cycle requirements whenever an M6800 device address is detected. This is possible since both the processors use memory mapped I/O.

## ELECTRICAL SPECIFICATIONS

### MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	$V_{CC}$	-0.3 to +6.5	V
Input Voltage	$V_{in}$	-0.3 to +6.5	V
Operating Temperature Range MC68HC000	$T_A$	$T_L$ to $T_H$ 0 to 70	°C
Storage Temperature	$T_{stg}$	-55 to 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or  $V_{CC}$ ).

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Symbol	Value	Rating
Thermal Resistance (Still Air)	$\theta_{JA}$		$\theta_{JC}$		$^{\circ}\text{C}/\text{W}$
Ceramic, Type L		30		15*	
Ceramic, Type R		33		15	
Plastic, Type P		30		15*	
Plastic, Type FN		45*		25*	

\*Estimated

## DC ELECTRICAL CHARACTERISTICS $V_{CC}=5.0\text{ Vdc} \pm 5\%$ ; $GND=0\text{ Vdc}$ ; $T_A=T_L$ to $T_H$ ; see Figures 5, 6, and 7)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	$V_{IH}$	2.0	$V_{CC}$	V
Input Low Voltage	$V_{IL}$	$GND - 0.3$	0.8	V
Input Leakage Current @ 5.25 V	$I_{in}$		2.5 20	$\mu\text{A}$
Three-State (Off State) Input Current @ 2.4 V/0.4 V	$I_{TSI}$	—	20	$\mu\text{A}$
Output High Voltage ( $I_{OH} = -400\ \mu\text{A}$ )	$V_{OH}$	$V_{CC} - 0.75$	—	V
Output Low Voltage ( $I_{OL} = 1.6\ \text{mA}$ ) ( $I_{OL} = 3.2\ \text{mA}$ ) ( $I_{OL} = 5.0\ \text{mA}$ ) ( $I_{OL} = 5.3\ \text{mA}$ )	$V_{OL}$	—	0.5 0.5 0.5 0.5	V
Current Dissipation*	$I_D$	—	25 30 35	$\text{mA}$
Power Dissipation	$P_D$	—	0.13 0.16 0.19	W
Capacitance ( $V_{in}=0\text{ V}$ , $T_A=25^{\circ}\text{C}$ ; Frequency = 1 MHz)**	$C_{in}$	—	20.0	$\text{pF}$

\*Currents listed are with no loading.

\*\*Capacitance is periodically sampled rather than 100% tested.

## CMOS LATCH-UP

The CMOS cell is basically composed of two complementary transistors (a P-channel and an N-channel), and, in the steady state, only one transistor is turned on. The active P-channel transistor sources current when the output is a logic high, and presents a high impedance when the output is a logic low. Thus, the overall result is extremely low power consumption because there is no power loss through the active P-channel transistor. Also, since only one transistor is turned on during the steady state, power consumption is determined by leakage currents.

Because the basic CMOS cell is composed of two complementary transistors, a virtual semiconductor controlled rectifier (SCR) may be formed when an input exceeds the supply voltage. The SCR that is formed by this high input causes the device to become "latched" in a mode that may result in excessive current drain and eventual destruction of

the device. Although the MC68HC000 is implemented with input protection diodes, care should be exercised to ensure that the maximum input voltage specification is not exceeded. Some systems may require that the CMOS circuitry be isolated from voltage transients; others may require no additional circuitry.

## CMOS APPLICATIONS

- The MC68HC000 completely satisfies the input/output drive requirements of CMOS logic devices.
- The HCMOS MC68HC000 provides an order of magnitude power dissipation reduction when compared to the HMOS MC68000. However, the MC68HC000 does not offer a "power down" or "halt" mode. The minimum operating frequency of the MC68HC000 is 4 MHz.




Figure 5.  $\overline{\text{RESET}}$  Test Load




Figure 6.  $\overline{\text{HALT}}$  Test Load





Figure 7. Test Loads

AC ELECTRICAL SPECIFICATIONS – CLOCK TIMING (See Figure 8)

Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
		Min	Max	Min	Max	Min	Max	
Frequency of Operation	f	4.0	8.0	4.0	10.0	4.0	12.5	MHz
Cycle Time	$t_{\text{cyc}}$	125	250	100	250	80	250	ns
Clock Pulse Width	$t_{\text{CL}}$	55	125	45	125	35	125	ns
	$t_{\text{CH}}$	55	125	45	125	35	125	
Rise and Fall Times	$t_{\text{Cr}}$	—	10	—	10	—	5	ns
	$t_{\text{Cf}}$	—	10	—	10	—	5	



NOTE: Timing measurements are referenced to and from a low voltage of 0.8 volt and high a voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 8. Clock Input Timing Diagram



## AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES

(V<sub>CC</sub> = 5.0 Vdc ± 5%; GND = 0 Vdc; T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>; see Figures 9 and 10)

Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
1	Clock Period	t <sub>cyc</sub>	125	250	100	250	80	250	ns
2	Clock Width Low	t <sub>CL</sub>	55	125	45	125	35	125	ns
3	Clock Width High	t <sub>CH</sub>	55	125	45	125	35	125	ns
4	Clock Fall Time	t <sub>Cf</sub>	—	10	—	10	—	5	ns
5	Clock Rise Time	t <sub>Cr</sub>	—	10	—	10	—	5	ns
6	Clock Low to Address Valid	t <sub>CLAV</sub>	—	70	—	60	—	55	ns
6A	Clock High to FC Valid	t <sub>CHFCV</sub>	—	70	—	60	—	55	ns
7	Clock High to Address, Data Bus High Impedance (Maximum)	t <sub>CHADZ</sub>	—	80	—	70	—	60	ns
8	Clock High to Address, FC Invalid (Minimum)	t <sub>CHAFI</sub>	0	—	0	—	0	—	ns
9 <sup>1</sup>	Clock High to $\overline{AS}$ , $\overline{DS}$ Low	t <sub>CHSL</sub>	0	60	0	55	0	55	ns
11 <sup>2</sup>	Address Valid to $\overline{AS}$ , $\overline{DS}$ Low (Read)/ $\overline{AS}$ Low (Write)	t <sub>AVSL</sub>	30	—	20	—	0	—	ns
11A <sup>2,7</sup>	FC Valid to $\overline{AS}$ , $\overline{DS}$ Low (Read)/ $\overline{AS}$ Low (Write)	t <sub>FCVSL</sub>	60	—	50	—	40	—	ns
12 <sup>1</sup>	Clock Low to $\overline{AS}$ , $\overline{DS}$ High	t <sub>CLSH</sub>	—	70	—	55	—	50	ns
13 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to Address/FC Invalid	t <sub>SHAFI</sub>	30	—	20	—	10	—	ns
14 <sup>2,5</sup>	$\overline{AS}$ , $\overline{DS}$ Width Low (Read)/ $\overline{AS}$ Low (Write)	t <sub>SL</sub>	240	—	195	—	160	—	ns
14A <sup>2</sup>	$\overline{DS}$ Width Low (Write)	t <sub>DSL</sub>	115	—	95	—	80	—	ns
15 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ Width High	t <sub>SH</sub>	150	—	105	—	65	—	ns
16	Clock High to Control Bus High Impedance	t <sub>CHCZ</sub>	—	80	—	70	—	60	ns
17 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to R/ $\overline{W}$ High (Read)	t <sub>SHRH</sub>	40	—	20	—	10	—	ns
18 <sup>1</sup>	Clock High to R/ $\overline{W}$ High	t <sub>CHRH</sub>	0	70	0	60	0	60	ns
20 <sup>1</sup>	Clock High to R/ $\overline{W}$ Low (Write)	t <sub>CHRL</sub>	—	70	—	60	—	60	ns
20A <sup>8</sup>	$\overline{AS}$ Low to R/ $\overline{W}$ Valid (Write)	t <sub>ASRV</sub>	—	20	—	20	—	20	ns
21 <sup>2</sup>	Address Valid to R/ $\overline{W}$ Low (Write)	t <sub>AVRL</sub>	20	—	0	—	0	—	ns
21A <sup>2,7</sup>	FC Valid to R/ $\overline{W}$ Low (Write)	t <sub>FCVRL</sub>	60	—	50	—	30	—	ns
22 <sup>2</sup>	R/ $\overline{W}$ Low to $\overline{DS}$ Low (Write)	t <sub>RLSL</sub>	80	—	50	—	30	—	ns
23	Clock Low to Data Out Valid (Write)	t <sub>CLDO</sub>	—	70	—	55	—	55	ns
25 <sup>2</sup>	$\overline{AS}$ , $\overline{DS}$ High to Data Out Invalid (Write)	t <sub>SHDOI</sub>	30	—	20	—	15	—	ns
26 <sup>2</sup>	Data Out Valid to $\overline{DS}$ Low (Write)	t <sub>DOSL</sub>	30	—	20	—	15	—	ns
27 <sup>6</sup>	Data In to Clock Low (Setup Time on Read)	t <sub>DICL</sub>	15	—	10	—	10	—	ns
28 <sup>2,5</sup>	$\overline{AS}$ , $\overline{DS}$ High to $\overline{DTACK}$ High	t <sub>SHDAH</sub>	0	245	0	190	0	150	ns
29	$\overline{AS}$ , $\overline{DS}$ High to Data In Invalid (Hold Time on Read)	t <sub>SHDII</sub>	0	—	0	—	0	—	ns
30	$\overline{AS}$ , $\overline{DS}$ High to $\overline{BERR}$ High	t <sub>SHBEH</sub>	0	—	0	—	0	—	ns
31 <sup>2,6</sup>	$\overline{DTACK}$ Low to Data In (Setup Time)	t <sub>DALDI</sub>	—	90	—	65	—	50	ns
32	HALT and RESET Input Transition Time	t <sub>RRH,f</sub>	0	200	0	200	0	200	ns
33	Clock High to $\overline{BG}$ Low	t <sub>CHGL</sub>	—	70	—	60	—	50	ns
34	Clock High to $\overline{BG}$ High	t <sub>CHGH</sub>	—	70	—	60	—	50	ns
35	$\overline{BR}$ Low to $\overline{BG}$ Low	t <sub>BRLGL</sub>	1.5	90 ns + 3.5	1.5	80 ns + 3.5	1.5	70 ns + 3.5	Clk. Per.

**AC ELECTRICAL SPECIFICATIONS — READ AND WRITE CYCLES** (Continued)


Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
36 <sup>9</sup>	$\overline{BR}$ High to $\overline{BG}$ High	tBRHG	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk. Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ Low	tGALGH	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk. Per.
37A <sup>10</sup>	$\overline{BGACK}$ Low to $\overline{BR}$ High	tGALBRH	20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	$\overline{BG}$ Low to Control, Address, Data Bus High Impedance (AS High)	tGLZ	—	80	—	70	—	60	ns
39	$\overline{BG}$ Width High	tGH	1.5	—	1.5	—	1.5	—	Clk. Per
40	Clock Low to $\overline{VMA}$ Low	tCLVML	—	70	—	70	—	70	ns
41	Clock Low to E Transition	tCLET	—	70	—	55	—	45	ns
42	E Output Rise and Fall Time	t <sub>Er,f</sub>	—	25	—	25	—	25	ns
43	$\overline{VMA}$ Low to E High	tVMLEH	200	—	150	—	90	—	ns
44	$\overline{AS}$ , $\overline{DS}$ High to $\overline{VPA}$ High	tSHVPH	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	tELCAI	30	—	10	—	10	—	ns
46	$\overline{BGACK}$ Width Low	tGAL	1.5	—	1.5	—	1.5	—	Clk. Per
47 <sup>6</sup>	Asynchronous Input Setup Time	tASI	20	—	20	—	20	—	ns
48 <sup>3</sup>	$\overline{BERR}$ Low to $\overline{DTACK}$ Low	tBELDAL	20	—	20	—	20	—	ns
49 <sup>11</sup>	$\overline{AS}$ , $\overline{DS}$ High to E Low	tSHEL	-70	70	-55	55	-45	45	ns
50	E Width High	tEH	450	—	350	—	280	—	ns
51	E Width Low	tEL	700	—	550	—	440	—	ns
53	Clock High to Data Out Invalid	tCHDOI	0	—	0	—	0	—	ns
54	E Low to Data Out Invalid	tELDOI	30	—	20	—	15	—	ns
55	R/ $\overline{W}$ to Data Bus Driven	tRLDBD	30	—	20	—	10	—	ns
56 <sup>4</sup>	$\overline{HALT}/\overline{RESET}$ Pulse Width	tHRPW	10	—	10	—	10	—	Clk. Per.
57	$\overline{BGACK}$ High to Control Bus Driven	tGABD	1.5	—	1.5	—	1.5	—	Clk. Per.
58 <sup>9</sup>	$\overline{BG}$ High to Control Bus Driven	tGHBD	1.5	—	1.5	—	1.5	—	Clk. Per.

**NOTES:**

- For a loading capacitance of less than or equal to 50 picofarads, subtract 5 nanoseconds from the value given in the maximum columns.
- Actual value depends on clock period.
- If #47 is satisfied for both  $\overline{DTACK}$  and  $\overline{BERR}$ , #48 may be 0 nanoseconds.
- For power up, the MPU must be held in  $\overline{RESET}$  state for 100 ms to allow stabilization of on-chip circuitry. After the system is powered up, #56 refers to the minimum pulse width required to reset the system.
- #14, #14A, and #28 are one clock period less than the given number for T6E, BF4, and R9M mask sets.
- If the asynchronous setup time (#47) requirements are satisfied, the  $\overline{DTACK}$  low-to-data setup time (#31) requirement can be ignored. The data must only satisfy the date-in clock-low setup time (#27) for the following cycle.
- For T6E, BF4, and R9M mask set #11A timing equals #11, and #21A equals #21. #20A may be 0 for T6E, BF4, and R9M mask sets.
- When  $\overline{AS}$  and R/ $\overline{W}$  are equally loaded ( $\pm 20\%$ ), subtract 10 nanoseconds from the values given in these columns.
- The processor will negate  $\overline{BG}$  and begin driving the bus again if external arbitration logic negates  $\overline{BR}$  before asserting  $\overline{BGACK}$ .
- The minimum value must be met to guarantee proper operation. If the maximum value is exceeded,  $\overline{BG}$  may be reasserted.
- The falling edge of S6 triggers both the negation of the strobes ( $\overline{AS}$  and  $\overline{xDS}$ ) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.

Please confirm the current data sheet and any related addenda has been used in the final design process.

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.




NOTES:

1. Setup time for the asynchronous inputs  $\overline{BGACK}$ ,  $\overline{IPL0-2}$ , and  $\overline{VPA}$  guarantees their recognition at the next falling edge of the clock.
2.  $\overline{BR}$  need fall at this time only in order to insure being recognized at the end of this bus cycle.
3. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.

Figure 9. Read Cycle Timing Diagram

These waveforms should only be referenced in regard to the edge-to-edge measurement of the timing specifications. They are not intended as a functional description of the input and output signals. Refer to other functional descriptions and their related diagrams for device operation.



NOTES:

1. Timing measurements are referenced to and from a low voltage of 0.8 volt and a high voltage of 2.0 volts, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8 volt and 2.0 volts.
2. Because of loading variations, R/W may be valid after AS even though both are initiated by the rising edge of S2 (Specification 20A).

Figure 10. Write Cycle Timing Diagram


### AC ELECTRICAL SPECIFICATIONS — MC68HC000 TO M6800 PERIPHERAL

(V<sub>CC</sub> = 5.0 Vdc ± 5%; GND = 0 Vdc; T<sub>A</sub> = T<sub>L</sub> to T<sub>H</sub>; refer to Figures 11 and 12)

Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
12	Clock Low to $\overline{AS}$ , $\overline{DS}$ High	t <sub>CLSH</sub>	—	70	—	55	—	50	ns
18	Clock High to R/ $\overline{W}$ High	t <sub>CHRH</sub>	0	70	0	60	0	60	ns
20	Clock High to R/ $\overline{W}$ Low (Write)	t <sub>CHRL</sub>	—	70	—	60	—	60	ns
23	Clock Low to Data Out Valid (Write)	t <sub>CLDO</sub>	—	70	—	55	—	55	ns
27	Data In to Clock Low (Setup Time on Read)	t <sub>CLDO</sub>	15	—	10	—	10	—	ns
29	$\overline{AS}$ , $\overline{DS}$ High to Data In Invalid (Hold Time on Read)	t <sub>SHDI</sub>	0	—	0	—	0	—	ns
40	Clock Low to $\overline{VMA}$ Low	t <sub>CLVML</sub>	—	70	—	70	—	70	ns
41	Clock Low to E Transition	t <sub>CLET</sub>	—	70	—	55	—	45	ns
42	E Output Rise and Fall Time	t <sub>Er,f</sub>	—	25	—	25	—	25	ns
43	$\overline{VMA}$ Low to E High	t <sub>VMLEH</sub>	200	—	150	—	90	—	ns
44	$\overline{AS}$ , $\overline{DS}$ High to $\overline{VPA}$ High	t <sub>SHVPH</sub>	0	120	0	90	0	70	ns
45	E Low to Control, Address Bus Invalid (Address Hold Time)	t <sub>ELCAI</sub>	30	—	10	—	10	—	ns
47	Asynchronous Input Setup Time	t <sub>ASI</sub>	20	—	20	—	20	—	ns
49 <sup>1</sup>	$\overline{AS}$ , $\overline{DS}$ High to E Low	t <sub>SHEL</sub>	-70	70	-55	55	-45	45	ns
50	E Width High	t <sub>EH</sub>	450	—	350	—	280	—	ns
51	E Width Low	t <sub>EL</sub>	700	—	550	—	440	—	ns
54	E Low to Data Out Invalid	t <sub>ELDOI</sub>	30	—	20	—	15	—	ns


**NOTE:**

- The falling edge of S6 triggers both the negation of the strobes ( $\overline{AS}$  and  $\overline{DS}$ ) and the falling edge of E. Either of these events can occur first, depending upon the loading on each signal. Specification #49 indicates the absolute maximum skew that will occur between the rising edge of the strobes and the falling edge of the E clock.



NOTE: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the best case possibly attainable.

Figure 11. MC68HC000 to M6800 Peripheral Timing Diagram — Best Case



NOTE: This timing diagram is included for those who wish to design their own circuit to generate VMA. It shows the worst case possibly attainable.

Figure 12. MC68HC000 to M6800 Peripheral Timing Diagram – Worst Case

ARCHIVE DOCUMENT - NOT FOR NEW DESIGN


## AC ELECTRICAL SPECIFICATIONS — BUS ARBITRATION

( $V_{CC}=5.0\text{ Vdc} \pm 5\%$ ;  $GND=0\text{ Vdc}$ ;  $T_A=T_L$  to  $T_H$ ; see Figure 13)

Num.	Characteristic	Symbol	8 MHz		10 MHz		12.5 MHz		Unit
			Min	Max	Min	Max	Min	Max	
7	Clock High to Address, Data Bus High Impedance	$t_{CHADZ}$	—	80	—	70	—	60	ns
16	Clock High to Control Bus High Impedance	$t_{CHCZ}$	—	80	—	70	—	60	ns
33	Clock High to $\overline{BG}$ Low	$t_{CHGL}$	—	70	—	60	—	50	ns
34	Clock High to $\overline{BG}$ High	$t_{CHGH}$	—	70	—	60	—	50	ns
35	$\overline{BR}$ Low to $\overline{BG}$ Low	$t_{BRLGL}$	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk. Per.
36 <sup>1</sup>	$\overline{BR}$ High to $\overline{BG}$ High	$t_{BKHGH}$	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk. Per.
37	$\overline{BGACK}$ Low to $\overline{BG}$ High	$t_{GALGH}$	1.5	90 ns +3.5	1.5	80 ns +3.5	1.5	70 ns +3.5	Clk. Per.
37A <sup>2</sup>	$\overline{BGACK}$ Low to $\overline{BR}$ High	$t_{GALBRH}$	20	1.5 Clocks	20	1.5 Clocks	20	1.5 Clocks	ns
38	$\overline{BG}$ Low to Control, Address, Data Bus High Impedance ( $\overline{AS}$ High)	$t_{GLZ}$	—	80	—	70	—	60	ns
39	$\overline{BG}$ Width High	$t_{GH}$	1.5	—	1.5	—	1.5	—	Clk. Per.
46	$\overline{BGACK}$ Width Low	$t_{GAL}$	1.5	—	1.5	—	1.5	—	Clk. Per.
47	Asynchronous Input Setup Time	$t_{ASI}$	20	—	20	—	20	—	ns
57	$\overline{BGACK}$ High to Control Bus Driven	$t_{GABD}$	1.5	—	1.5	—	1.5	—	Clk. Per.
58 <sup>1</sup>	$\overline{BG}$ High to Control Bus Driven	$t_{GHBD}$	1.5	—	1.5	—	1.5	—	Clk. Per.

### NOTES:

1. The processor will negate  $\overline{BG}$  and begin driving the bus again if external arbitration logic negates  $\overline{BR}$  before asserting  $\overline{BGACK}$ .
2. The minimum value must be met to guarantee proper operation. If the maximum value is exceeded,  $\overline{BG}$  may be reasserted.




NOTE: Setup time for the asynchronous inputs  $\overline{BERR}$ ,  $\overline{BGACK}$ ,  $\overline{BR}$ ,  $\overline{DTACK}$ ,  $IPL0$ - $IPL2$  and VPA guarantees their recognition at the next falling edge of the clock.


Figure 13. Bus Arbitration Timing Diagram

# PIN ASSIGNMENTS


## 64-PIN DUAL-IN-LINE PACKAGE



## 68-TERMINAL PIN GRID ARRAY



## 68-LEAD QUAD PACK






## STANDARD MC68HC000 ORDERING INFORMATION

Package Type	Frequency (MHz)	Temperature	Order Name
Ceramic L Suffix	8.0	0°C to 70°C	MC68HC000L8
	10.0	0°C to 70°C	MC68HC000L10
	12.5	0°C to 70°C	MC68HC000L12
Plastic* P Suffix	8.0	0°C to 70°C	MC68HC000P8
	10.0	0°C to 70°C	MC68HC000P10
	12.5	0°C to 70°C	MC68HC000P12
Pin Grid Array R Suffix	8.0	0°C to 70°C	MC68HC000R8
	10.0	0°C to 70°C	MC68HC000R10
	12.5	0°C to 70°C	MC68HC000R12
Plastic Leaded Chip Carrier* FN Suffix	8.0	0°C to 70°C	MC68HC000FN8
	10.0	0°C to 70°C	MC68HC000FN10
	12.5	0°C to 70°C	MC68HC000FN12

\*Contact factory for factory availability.

### MECHANICAL DATA




**NOTES:**

- DIMENSION A IS DATUM.
- POSITIONAL TOLERANCE FOR LEADS:  
 $\oplus 0.25 (0.010) \text{ (M) T A (M)}$
- T IS SEATING PLANE.
- DIMENSION "L" TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.

**L SUFFIX  
CASE 746-01  
CERAMIC PACKAGE**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	80.52	82.04	3.170	3.230
B	22.25	22.96	0.876	0.904
C	3.05	4.32	0.120	0.170
D	0.38	0.53	0.015	0.021
F	0.76	1.40	0.030	0.055
G	2.54 BSC		0.100 BSC	
J	0.20	0.33	0.008	0.013
K	2.54	4.19	0.100	0.165
L	22.61	23.11	0.890	0.910
M	—		10°	
N	1.02	1.52	0.040	0.060




**NOTES:**

- DIMENSIONS A AND B ARE DATUMS.
- T IS SEATING PLANE.
- POSITIONAL TOLERANCE FOR LEADS (DIMENSION D):  
 $\oplus 0.25 (0.010) \text{ (M) T A (M) B (M)}$
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- DIMENSIONING AND TOLERANCING PER ANSI Y14.5, 1973.


**P SUFFIX  
CASE 754-01  
PLASTIC PACKAGE**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	81.16	81.91	3.195	3.225
B	20.17	20.57	0.790	0.810
C	4.83	5.84	0.190	0.230
D	0.33	0.53	0.013	0.021
F	1.27	1.77	0.050	0.070
G	2.54 BSC		0.100 BSC	
J	0.20	0.38	0.008	0.015
K	3.05	3.55	0.120	0.140
L	22.86 BSC		0.900 BSC	
M	0°	15°	0°	15°
N	0.51	1.01	0.020	0.040

## MECHANICAL DATA (CONTINUED)



**R SUFFIX  
PIN GRID ARRAY  
WITH STANDOFF**  
(Dimensions essentially those of  
Case 765A-01.)




**HC SUFFIX  
CASE 765A-01  
PIN GRID ARRAY**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	26.67	27.17	1.050	1.070
B	26.67	27.17	1.050	1.070
C	1.91	2.66	0.075	0.105
D	0.43	0.60	0.017	0.024
G	2.54 BSC		0.100 BSC	
K	3.56	4.06	0.140	0.160

**NOTES:**

1. DIMENSIONS A AND B ARE DATUMS AND T IS DATUM SURFACE.
2. POSITIONAL TOLERANCE FOR LEADS (68 PLACES)
3. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
4. CONTROLLING DIMENSION: INCH.

⌀ 0.13 (.005) Ⓢ T A Ⓢ B Ⓢ



**FN SUFFIX  
CASE 779-01  
QUAD PACK**

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	25.02	25.27	0.985	0.995
B	25.02	25.27	0.985	0.995
C	4.19	4.57	0.165	0.180
D	0.64	1.01	0.025	0.040
E	2.16	2.79	0.085	0.110
F	0.33	0.53	0.013	0.021
G	1.27 BSC		0.050 BSC	
H	0.66	0.81	0.026	0.032
J	0.38	0.63	0.015	0.025
K	22.61	23.62	0.890	0.930
R	24.13	24.28	0.950	0.956
U	24.13	24.28	0.950	0.956
V	1.07	1.21	0.042	0.048
W	1.07	1.21	0.042	0.048
X	1.07	1.42	0.042	0.056
Y	0.00	0.50	0.000	0.020

**NOTES:**

1. DIMENSIONS R AND U DO NOT INCLUDE MOLD FLASH.
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
3. CONTROLLING DIMENSION: INCH

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and Ⓢ are registered trademarks of Motorola, Inc.



**MOTOROLA LTD. Semiconductor Products Group**

COLVILLES ROAD, KELVIN ESTATE, EAST KILBRIDE, GLASGOW, G75 0TG, SCOTLAND