



SERIAL I/O, TIMER, AND INTERFACE CAPABILITIES OF THE MC68901 MULTIFUNCTION PERIPHERAL

Prepared by
Geoff Brown
System Applications Engineer
Motorola, Inc.
Austin, Texas

INTRODUCTION

This application note illustrates a system which utilizes several functions of the MC68901 Multifunction Peripheral (MFP). The utilized functions include: 1) USART serial I/O, 2) utilization of internal timers to generate the serial I/O baud rate, 3) utilization of internal timers to generate external interrupts, and 4) use of general purpose I/O pins to provide a cassette interface.

Other general control signal connections are also illustrated. These include: system clock, R/\overline{W} , \overline{IRQ} , \overline{DTACK} , \overline{IACK} , \overline{DS} , \overline{CS} , and timer clock external connections (XTAL1 and XTAL2).

A schematic diagram of the actual hardware used in this application note is shown in Figure 1 at the end of this document. In addition to Figure 1, a listing of the software used with the application is also provided at the end of this document.

HARDWARE CONSIDERATIONS

The hardware shown in Figure 1 uses the MC68008 microprocessor unit (MPU) to control the system; that is, address, data, function codes, data and address strobes, etc. The MC68901 MFP then provides the interrupt and interrupt vectors for the MPU. Eight MCM6665 RAM devices are used to demonstrate the requirement for refresh timing (\overline{RAS} and \overline{CAS}). The ROM is implemented in EPROM. Miscellaneous glue parts then tie the system together.

ADDRESS DECODING

Because the addressing range of the MC68008 far exceeds the needs of this application, it is possible to use a simple address decoding scheme. An SN74LS138 3-to-8 demultiplexer (U19) is used to divide the address map into eight 128K

segments. Three of these eight segments are assigned to RAM, the MC68901 MFP, and ROM respectively. RAM begins at \$00000, MC68901 MFP begins at \$20000, and ROM (EPROM) begins at \$A0000. The other five segment select control lines are available for expansion.

One problem associated with placing system ROM at any segment other than the bottom of memory is that the MC68008 looks at location \$00000 for its reset vector; however, it is impractical to place ROM at the bottom of the memory map because this would prohibit dynamic interrupt vector programming. This can be resolved by mapping the ROM to the lower portion of memory at reset. In this application, an SN74LS164 shift register (U18) is used to force selection of ROM for the first eight memory cycles after reset to allow the processor to fetch the reset vector and supervisor stack pointer from ROM. When QH of the SN74LS164 shift register is low, selection of ROM is automatic and selection of RAM is inhibited. Once QH goes high, selection proceeds in a normal fashion. U18 is reset whenever \overline{HALT} and \overline{RESET} are both active (the system reset condition). Once \overline{RESET} or \overline{HALT} become inactive, a logic one is shifted into U18 by the rising edge of \overline{AS} . After eight memory cycles QH goes high and ROM returns to its normal location in the memory map.

RAM CONTROLS

A second SN74LS164 (U17) is used to generate the \overline{RAS} , \overline{CAS} , MUX, and \overline{DTACK} signals. The \overline{RAS} , \overline{CAS} , and MUX signals provide control of the dynamic RAM, and \overline{DTACK} is applied to the MPU to indicate access to the RAM and ROM. Shift register U17 is inhibited from shifting by \overline{IACK} cycles and by memory cycles to the MC68901. For all other memory cycles, the shift register is allowed to shift and generate \overline{DTACK} . Notice that \overline{DTACK} is automatically

generated for all areas of memory other than that assigned to the MC68901 and that only one \overline{DTACK} time is generated (500 nanoseconds after AS). System performance could be improved by optimizing dynamic RAM sequencing and \overline{DTACK} generation. \overline{RAS} is generated for all memory cycles while \overline{CAS} is enabled by selection of RAM. By generating \overline{RAS} for all memory cycles it is possible to refresh RAM by executing instructions out of ROM (software refresh). Address multiplexing for the dynamic RAM is accomplished with two SN74LS157 two-input multiplexers (U1 and U2).

MC68008/MC68901 INTERFACE

Interfacing the MC68901 is fairly simple. \overline{RESET} , \overline{DS} , R/\overline{W} , and D0-D7 on the MC68901 connect directly to the corresponding pins on the MC68008. RS1-RS5 on the MC68901 connect to the A1-A5 pins on the MC68008. Chip select (\overline{CS}) is generated by qualifying the memory segment signal from U19 with \overline{AS} . \overline{DTACK} is gated with the QD output from U17 and passed to the MC68008. The preceding signals are the only ones that are required for interfacing the MPU with the MFP. In addition, this application utilizes the interrupt capability of the MC68901. The \overline{IRQ} line of the MC68901 is connected directly to both of the MC68008 \overline{IPL} pins. This corresponds to a level seven interrupt (a non-maskable interrupt; NMI). Because this application uses the MC68901 to time dynamic refresh intervals, it is imperative that the \overline{IRQ} interrupt be of the highest priority. If the interrupt capabilities of the MC68901 are to be more fully exploited it is important that no interrupt level be implemented that is higher than the one used for software refresh. The user must never disable or mask the refresh interrupt as this will result in the loss of data. \overline{IACK} for the MC68901 is generated when the three function codes (FC2-FC0) and A3, A2, and A1 are all high.

For the purpose of baud rate generation, a 2.4576 MHz crystal is connected to the MC68901. Timer C (TCO) is externally connected to the receiver clock (RC) and timer D (TDO) is externally connected to the transmitter clock (TC). Although the software included with this application assumes that the receiver and transmitter clocks operate at the same frequency, the MFP allows for separate clocks.

RESET AND TIMING

The MC68008 requires that an external reset must be applied for at least 100 milliseconds to allow stabilization of the on-chip circuitry and system clock. In this application, system reset is caused at powerup by an MC1455 timer circuit output or it can be generated via a debounced switch. The outputs of the timer and the switch are buffered by open-collector drivers (U27) the outputs of which are connected to \overline{HALT} and \overline{RESET} .

System timing is provided by a 16 MHz oscillator (U20) which is divided by the two flip flops of U21 to provide 8 MHz (CLK8) and 4 MHz (CLK4) on-chip clocks. The 4 MHz clock is used only by the MC68901 which does not require that its clock be of the same frequency or phase as the system clock.

CASSETTE INTERFACE

Two general purpose I/O lines of the MC68901 (I5 and I6) are used for the cassette interface. Data is transmitted and received as square waves. The length of a single cycle of the square wave determines whether a "1" or a "0" is being transferred.

Data for the cassette interface is output at I6 of the MFP.

This output drives a resistor network which divides the voltage by approximately 10. The cassette data output line is then connected to the microphone input of a cassette recorder.

Data to be received from the cassette tape player is shaped in a comparator, U30A. Two IN914 diodes limit the voltage swing to the input of the comparator. The second comparator (U30B) is used to invert the output of U30A. Inversion may or may not be needed depending on whether or not the cassette plays back an inverted signal. The software in this application note assumes that the signal is not inverted. Comparator U30A provides one level of inversion so if the cassette tape player does not provide a level of inversion then a second one must be provided by U30B. The output of comparator U30A is connected to I5 of the MFP (unless U30B is needed).

SOFTWARE

There are six basic software routines included with this application note: MC68901 initialization, software dynamic RAM refresh, transmit character to and receive character from the serial port, transmit character to and receive character from cassette tape. This software represents the basic core of hardware dependent routines necessary for this system.

MC68901 INITIALIZATION

Initialization of the MC68901 consists of starting the serial communication clocks, loading the USART control register, and enabling the refresh clock interrupt. Timers C and D are used for serial receiver and transmitter clocks. In this application both timers are programmed for 9600 baud operation. The 2.4576 MHz reference clock is divided by 16 by loading \$02 into both data registers C and D and by starting timers C and D in the divide-by-4 mode. The USART control register is initialized to operate in the divide-by-16 mode (2.4576 MHz/16*16=9600 baud). In addition, the proper serial communications protocol must be loaded into the USART control register. In this case the USART is programmed for asynchronous communication with: 1 start bit, 1½ stop bits, and odd parity.

In order to facilitate software refresh of dynamic RAM, the MC68901 interrupt vector is initialized and the timer B interrupt enable and mask bits are set. The timer B output serves as the refresh clock.

SOFTWARE REFRESH

Software refresh consists of accessing 128 consecutive memory locations at regularly timed intervals. In this case, it is accomplished by executing 64 NOP instructions of which each requires two memory fetches. The software refresh program is written as a subroutine which may be called at any time to force a refresh. The refresh subroutine resets timer B (the refresh clock) and executes 64 NOP instructions. Timer B is programmed to generate interrupts every 2 milliseconds. The interrupt routine consists simply of a call to the refresh subroutine. One of the main concerns with software refresh is that programs that have critical timing loops (for example the cassette tape interface routines) could be interrupted for refresh if care were not taken. In order to avoid problems, the refresh routine is written so that an interrupt may be forced before a critical timing loop. The user may then be certain that an interrupt will not occur for at least 1.8 milliseconds. A call to the refresh subroutine should be included in any reset routine in order to preclude loss of data.


SERIAL I/O

Both the receive and transmit routines check for break by reading a bit in the receiver status register. If a break is received at any time during serial communications then a jump to a BREAK character handler routine is made. The exact nature of this subroutine is undefined in this application note but it could consist of transmitting a message and then returning to the user's monitor. The transmit routine also checks for a control-W character and halts if one is received. Transmission is then resumed if any character is received. For serial communications, the divide-by-16 mode (a USART control bit) should be used since it results in increased noise rejection. In order to operate the USART in the divide-by-1 mode the receiver clock must be synchronized externally to the received data.

CASSETTE TAPE INTERFACE SOFTWARE

Data is transmitted to the cassette through GPI6 (bit 6 of the general purpose input/output port control register) and

received through GPI5 (bit 5 of the general purpose input/output port control register). Data is recorded as a sequence of single cycle square waves with a 500 microsecond period representing a logic one and a one millisecond period representing a logic zero. Before any critical timing loop is executed, in either the transmit or receive routine, a branch to the refresh software is made in order to guarantee that the timing loop will not be interrupted. Timer A of the MC68901 is used for period measurement in both routines. The transmit routine transmits a single byte with the most significant bit first. It is assumed that the first byte of any data stream to be transmitted will be a synchronizing character. In this case the receive routine assumes the synchronizing character to be an ASCII S. The receive routine measures the period length of all incoming square waves in order to generate a bit stream. A simple synchronization routine is included in the program which scans the bit stream for an S. After synchronization data, bytes are assembled from each successive 8-bit block.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola and  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.


```

72 * * * INPUT CHARACTER FROM SERIAL PORT INTO DO
73 * * * (INCH NO ECHO)
74 * * *
75 000010EE 083900030002 INCHNE BTST.B #3,RSR
76 * * * CHECK FOR BREAK
77 000010E6 6654 BTST.B #7,RSR
78 000010F8 083900070002 BTST.B #7,RSR
79 * * * CHECK FOR CHARACTER
80 00001103 67EC BEQ.S INCHNE IF NOT READY
81 00001102 10390002002F MOVE.B UDR,DO READ DATA SIDE
82 00001108 4E75 RTS
83 * * * SEND CHARACTER IN DO.B TO SERIAL PORT
84 * * *
85 0000110A 6134 OUTCH BSR.S CHKBRK CHECK FOR BREAK
86 0000110C 083900070002 BTST.B #7,TSR BUFFER EMPTY
87 * * *
88 00001114 67F4 BEQ.S OUTCH STILL NOT READY
89 00001116 13C00002002F MOVE.B DO,UDR SEND CHARACTER
90 * * *
91 0000111C 083900070002 CHECK FOR CONTROL W
92 * * *
93 00001124 6718 BTST.B #7,RSR READ STATUS
94 00001126 12390002002F BEQ.S CTLW9 CHAR NOT READY
95 0000112C 0C010017 CMP.B UDR,DO READ CHARACTER
96 * * *
97 00001130 640C BNE.S #CTLW,DO
98 00001132 610C BSR.S CHKBRK CHECK FOR BREAK
99 00001134 083900070002 BTST.B #7,RSR READ STATUS
100 * * *
101 0000113C 67F4 BEQ CTLWH WAIT FOR ANY CHAR
102 * * *
103 0000113E 4E75 CTLW9 RTS TO CONTINUE
104 * * *
105 00001140 083900030002 CHKBRK BTST.B #3,RSR CHECK FOR BREAK ON SERIAL PORT
106 * * *
107 00001148 6602 BNE.S BREAK READ STATUS
108 0000114A 4E75 RTS
109 * * *
110 * * *
111 * * *
112 0000114C 083900070002 BREAK BTST.B #7,TSR CHECK "TRANSMIT READY"
113 * * *
114 00001154 67F6 BEQ.S BREAK WAIT FOR READY
115 00001156 10390002002F MOVE.B UDR,DO READ CHARACTER
116 0000115C 083900030002 BTST.B #3,RSR BREAK BUTTON RELEASED?
117 * * *
118 00001164 66E6 BNE BREAK NO... KEEP LOOPING
119 * * *
120 00001166 4E75 USER SHOULD INSERT BREAK HANDLER HERE
    
```

```


122 * * * TRANSMIT CHARACTER IN D2 TO TAPE
123 * * *
124 * * *
125 * * * A LOGIC '0' IS RECORDED AS ONE SQUARE WAVE
126 * * * PERIOD OF 1 MILLISECOND DURATION. A LOGIC
127 * * * '1' IS RECORDED AS ONE SQUARE WAVE PERIOD
128 * * * OF 500 MICROSECOND DURATION.
129 * * *
130 00001168 08F900060002 TAPE0 BSET.B #6,DDR SET GPI6 AS OUTPUT
131 * * *
132 00001170 08F900050002 BSET.B #5,TSRA ENABLE TIMER A INTERRUPT
133 * * *
134 00001178 103C00001 MOVE.B #1,DO STOP BIT INTO D0
135 0000117C E31A ROL.B #1,D2 DATA BIT INTO D2
136 0000117E 610DFE0 BSR REFRESH FORCE REFRESH
137 00001182 614C BSR.S TTST WAIT UNTIL PULSE DONE
138 00001184 13FC00000002 MOVE.B #500,TACR HALT TIMER A
139 * * *
140 0000118C 123C000A MOVE.B #10,D1 TIMER COUNT FOR 1
141 * * *
142 00001190 08020000 BTST.L #0,D2 SENDING 1?
143 00001194 6606 BNE.S TAPE0 YES
144 00001196 06810000000A ADDI.L #10,D1 NO. TIMER COUNT FOR 0
145 0000119C 13C10002001F TAPE02 MOVE.B D1,TADR SET TIMER PRELOAD
146 000011A2 08F900060002 BSET.B #6,GPIP SEND 1 TO TAPE
147 * * *
148 000011A4 0001 MOVE.B #505,TACR START TIMER A 1/64
149 000011A8 0019 BSR.S TTST WAIT UNTIL PULSE DONE
150 000011B4 423900020019 CLR.B TACR HALT TIMER
151 000011B8 088900060002 BCLR.B #6,GPIP SEND 0 TO TAPE
152 * * *
153 000011C2 13FC00050002 MOVE.B #505,TACR START TIMER A 1/64
154 * * *
155 000011C4 E300 ASL.B #1,DO SENT 8 BITS?
156 000011CC 66AE BNE TAPE0 NO, CONTINUE
157 000011D0 0C3900000002 TTST RTS
158 * * *
159 000011D8 6712 CMP.B #0,TACR TIMER RUNNING?
160 000011DA 083900050002 BEQ.S TTST1 NO,RETURN
161 000011E2 000B BEQ.S #5,IPRA TIME DELAY ELAPSED?
162 000011E4 088900050002 BEQ.S TTST NO. WAIT
163 000011E6 000B BCLR.B #5,IPRA CLEAR INTERRUPT
164 000011EC 4E75 TTST1 RTS
    
```


SYMBOL TABLE LISTING


SYMBOL NAME	SECT	VALUE	SYMBOL NAME	SECT	VALUE
AER		00020003	T20		0001200
BASE		00020000	T30		0001222
BREAK		0001114C	T40		0001236
CHKBRK		00011140	T50		0001240
CTLW		00000017	T60		000125E
CTLW9		0001113E	TACR		00020019
CTLWH		00011132	TADR		0002001F
DDR		00020005	TASE0		0001168
GC		0001216	TASE01		000117C
GC10		0001218	TASE02		000119C
GPIP		00020001	TAPEIN		00011EE
IMRA		00020007	TBCR		0002001B
IMRA		00020013	TBDR		00020021
INCHNE		000010EE	TCDCR		0002001D
INIT		00001000	TCDCR		00020023
IPRA		00020008	TDDR		00020025
NOP		00004E71	TS		000120A
OUTCH		0000110A	TSR		0002002D
REFRESH		00001050	TTST		00011D0
RF1		00001066	TTST1		00011EC
RF2		000010E8	UCR		00020029
RSR		0002002B	UDR		0002002F
T10		000011F6	VR		00020017

162	*		RECEIVE CHARACTER FROM TAPE INTO DO.B
163	*		
164	*		
165	*		STOP TIMER A
166	000011EE	423900020019	TAPEIN CLR.B TACR
167	000011F4	4201	D1 CLEAR D1 FOR DATA
168	000011F6	083900050002	T10 BTST.B #5,GPIP
169	000011EE	66F6	T10 BNE T10
170	00001200	083900050002	T20 BTST.B #5,GPIP
171	00001208	67F6	T20 BEQ T20
172	*		SYNCHRONIZE ON S CHARACTER
173	*		
174	*		
175	*		THIS ROUTINE LOOKS FOR AN ASCII 'S'
176	*		TO SYNCHRONIZE THE TAPE DATA
177	*		
178	0000120A	E301	TS ASL.B #1,D1
179	0000120C	6114	BSR.S T30 GET BIT FROM TAPE
180	0000120E	0C10053	CMP.B #'S',D1 S?
181	00001212	66F6	BNE.S TS NO, CONTINUE
182	00001214	1CC1	MOVE.B D1,(A6)+
183	*		GET CHARACTER FROM TAPE
184	*		
185	*		
186	00001216	7202	GC MOVEQ #2,D1
187	00001218	6108	BSR.S T30 SET STOP BIT
188	0000121A	E301	ASL.B #1,D1 GET BIT FROM TAPE
189	0000121C	64FA	BCC.S GC10 STOP IN CARRY?
190	0000121E	6102	BSR.S T30 NO
191	00001220	4E72	RFS
192	00001222	13FC00380002	T30 MOVE.B #3B,TADR LOAD TIMER PRELOAD
193	0000122A	13FC00050002	001F
194	00001232	6100FETC	0019
195	00001236	083900050002	T40 BSR REFRESH
196	0001		BTST.B #5,GPIP
197	0000123E	66F6	BNE.S T40
198	00001240	083900050002	T50 BTST.B #5,GPIP
199	00001248	67F6	BEQ.S T50
200	0000124A	423900020019	CLR.B TACR
201	*		STOP TIMER
202	00001250	16390002001F	MOVE.B TADR,D3
203	00001256	0C03001F	CMPI.B #31F,D3
204	0000125A	6002	BLT.S T40
205	0000125C	5201	ADDQ.B #1,D1
206	0000125E	4E75	RFS
207	*		
208	*		
209	*		
210	*		END

***** TOTAL ERRORS 0--
 ***** TOTAL WARNINGS 0--







PARTS LIST

U1, U2	SN74LS157
U3-U10	MCM6665
U11, U12	MCM68766
U15	MC68901
U16	MC68008
U17, U18	SN74LS164
U19	SN74LS138
U20	K1114A 16 MHz OSC.
U21	SN74LS74
U22	SN74LS04
U23	SN74LS10
U24, U25	SN74LS32
U26	MC1455
U27	SN74LS05
U28	SN74LS08
U29	SN74LS00
U30	LM339
U31	MC1488
U32	MC1489


 = Open Collector Outputs

FIGURE 1 — Schematic Diagram of Hardware Used in This Application Note



MOTOROLA Semiconductor Products Inc.

3501 ED BLUESTEIN BLVD., AUSTIN, TEXAS 78721 • A SUBSIDIARY OF MOTOROLA INC.