

AN-456

A 50 MHz PROGRAMMABLE COUNTER DESIGNED WITH MECL II INTEGRATED CIRCUITS

INTRODUCTION

This note illustrates a programmable counter designed with elements of the MECL II digital logic family. The Divide-by-N Counter will receive any input frequency up to 50 MHz and produce a selected output frequency of F_{in}/N for any N from 2 through 999. Divide-by-N counters find applications in frequency synthesizers and other forms of digital processing instruments. The outstanding feature of the counter is its high input frequency capability that in many cases eliminates the need for any prescaling of a frequency before it is applied to the $\div N$ counter.

The note is organized with an explanation of system operation followed by detailed design of each of the major sections of the counter.

SYSTEM OPERATION

Figure 1 is a block diagram showing the operation of the 50 MHz $\div N$ counter. The logic diagram of the counter is illustrated in Figure 2. The divisor N is programmed into the counter by three decades of BCD input data. This can be accomplished with decimal-to-BCD encoding thumb wheel switches or any other type of decimal-to-BCD data input methods. The binary encoded divisor is

gated into the decade counters while the clock line is held high by the control section. When the high level is removed from the clock line the counter begins counting down. Near the end of the countdown, the control logic decodes the binary number six (0110) and initiates a sequence that: 1) inhibits the clock line, 2) while generating an output pulse and strobing the preset gating section to condition the decade counters for the next countdown, 3) then removes the inhibit level on the clock line so that the counting sequence can begin again.

DOWN COUNTERS DESIGNS

The counter design uses MECL II JK flip-flops, the MC1013 or the MC1027, that toggle at a typical 85 MHz and 120 MHz, respectively. Their four J and four K inputs and short propagation delays make these flip-flops highly versatile in logic designs. The pin configuration of the MC1013/MC1027 is shown in Figure 3.

Three decade counters are used in the $\div N$ counter design: two 9-0 BCD down-counters and a 13-4 down-counter. The two counter types are designed in a conventional manner as illustrated in Application Note AN-257 and Tables 1-5.

The use of four flip-flops in a down counter produces sixteen possible states as illustrated in Table 3. To form a




FIGURE 1 - Divide by N Counter Block Diagram

counter of modulus ten, six of the possible states must be discarded. The counter must cycle through the ten desired states and, if started in an unused state, it must cycle back into one of the ten desired states to prevent lockup.

The 9-0 down counter input conditions listed in Table 4, can be transformed into a Boolean expression and simplified to the following equations by standard mapping techniques:

$$\begin{aligned} AJ &= 0 & A\bar{K} &= 0 \\ B\bar{J} &= \bar{C}\bar{D} + A & B\bar{K} &= A \\ C\bar{J} &= A + \bar{D} & C\bar{K} &= A + B \\ D\bar{J} &= A + B + C & D\bar{K} &= A \end{aligned}$$

These equations result in the 9-0 synchronous down counter shown in Figure 4. Note that an additional NOR gate is necessary to implement the $\bar{C}\bar{D}$ portion of the $B\bar{J}$ equation. The following worst case calculations determine the maximum operating frequency of the 9-0 down counter at 75°C.

Required down time of the clock	= 7 ns
t _{pd++} of the MC1013 flip-flop	= 9 ns
t _{pd+-} of the MC1023 gate	= <u>4 ns</u>
Worst case clock period	= 20 ns
Worst case frequency of operation	= 50 MHz

The 9-0 down counter design of Figure 4 is used for both the tens and hundreds decades and may also be used in the units decade, but with some loss in maximum frequency of operation. By using the faster MC1027 flip-flops in the 9-0 down counter in place of the MC1013 flip-flops the calculated worst case frequency of operation at 75°C becomes 55 MHz.

An unusual 13-4 down counter was used in the units decade. This design yields a decade requiring no additional gating, resulting in an improvement in operating frequency. By using Table 5 and mapping techniques the following equations are obtained:

$$\begin{aligned} AJ &= 0 & A\bar{K} &= 0 \\ B\bar{J} &= A + \bar{D} & B\bar{K} &= A \\ C\bar{J} &= A + B & C\bar{K} &= A + \bar{D} \\ D\bar{J} &= A + B & D\bar{K} &= A + B + C \end{aligned}$$

Implementation of these input logic equations results in the down counter of Figure 5. The following worst case calculations determine the maximum operating frequency for the 13-4 down counter at 75°C

Required down time of the clock	= 7 ns
t _{pd++} of the MC1013 flip-flop	= <u>9 ns</u>
Worst case clock period	= 16 ns
Worst case frequency of operation	≈ 65 MHz

TABLE 1 - Clocked J-K Truth Table

J	K	Q ⁿ	Q ⁿ⁺¹
0	0	0	0
0	0	1	1
0	1	1	0
1	0	1	0
1	1	1	0

All other J-K inputs and the R-S inputs are at a "0" level

TABLE 2 - J-D, R-D Truth Table

J _D	R _D	Q ⁿ⁺¹
0	0	Q ⁿ
0	1	0
1	0	1
1	1	Q ⁿ

All other J-R inputs and the R-S inputs are at a "0" level

NOTES:

- *Any one of the J or K inputs may be used.
- **Any J and K inputs may be tied together to form Q_D.
- 0.75 V nominal is defined as a logic "1" or high level and -1.55 V nominal is defined as a logic "0" or low level. J and K refer to static levels while J_D, R_D, C_D refer to dynamic positive-going transitions for a "1".
A high level on a J input inhibits the flip-flop from being set by a J_D input. Likewise a "1" level on a K inhibits a R_D from resetting the flip-flop. The J and K inputs perform the "OR" function in preventing a J_D or R_D from setting or resetting the flip-flop.

TABLE 3 - Possible States

Binary Weight:	8	4	2	1
Decimal Number	D	C	B	A
15	1	1	1	1
14	1	1	1	0
13	1	1	0	1
12	1	1	0	0
11	1	0	1	1
10	1	0	1	0
9	1	0	0	1
8	1	0	0	0
7	0	1	1	1
6	0	1	1	0
5	0	1	0	1
4	0	1	0	0
3	0	0	1	1
2	0	0	1	0
1	0	0	0	1
0	0	0	0	0

TABLE 4 - 9-0 Counter Input Requirements

F/F	B	C	D	
STATE	J	K	J	K
9	1	+	1	+
8	0	+	0	+
7	+	1	+	1
6	+	0	+	1
5	1	+	+	1
4	0	+	+	0
3	+	1	+	1
2	+	0	+	1
1	1	+	+	1
0	1	+	+	0

J_A = K_A = 0
+ = Don't care condition

TABLE 5 - 13-4 Counter Input Requirements

F/F	B	C	D	
STATE	J	K	J	K
13	1	+	1	+
12	0	+	0	+
11	+	1	+	1
10	+	0	+	1
9	1	+	+	1
8	0	+	+	0
7	+	1	+	1
6	+	0	+	1
5	1	+	+	1
4	1	+	+	0

J_A = K_A = 0
+ = Don't care condition




FIGURE 3 - Pin Configuration of MC1013/MC1027




FIGURE 6 - Gating Section




FIGURE 7 - 0-9 to 4-13 Converter

divisor, encoded in a 0-9 BCD code, be converted to a 4-13 code. This is readily done by the use of an MC1004 OR/NOR gate. This circuit, illustrated in Figure 7, could be eliminated by having the 4-13 binary code externally available, as from a special thumb-wheel switch. In addition, Figure 8 illustrates a decimal-to-BCD encoder using three 10-position switches and supplementary gating that could be used to provide the three required decades of BCD. In this encoder both the function and its complement are available.

NOTES:

1. Switches are 10 position non-shorting.
2. Numbers at inputs to gates indicate corresponding switch terminal.
3. V_{EE} pin 7 = -5.2 V, V_{CC} pin 14 = ground.
4. The 1-2-4-8 complements are available




FIGURE 8 - 3 Decade Decimal to BCD Encoder




FIGURE 9 - Control Section






FIGURE 10 - Control Timing Diagram

CLOCK DRIVER AND DECODER

The input frequency is fed into an MC1023 clock driver, one half of which drives the four flip-flops in the units decade. The other half drives control Flip-Flop #2 and gate #5. (see Figure 9). Another MC1023 (gates 1a and 1b in Figure 9) is used in the units decade to decode a 0100 (binary 4) for the carry output, which drives the next decade counter, and a 0110 (binary 6) for the overall output decoding sequence. The sequence of events can be followed more easily by referring to Figures 9 and 10. This timing diagram represents the last portion of the decoding sequence for the units decade after previous decades have counted down to zero.

As the ÷ N system counts down from its preset number (the divisor, N), the units decade repeatedly cycles through its 13 to 4 sequence. When the hundreds and tens decade have counted down to zero, a feed-forward signal is produced by an MC1001 six input OR/NOR gate connected to the tens decade as a four place binary zero (0000) decoder. This low feed-forward signal enables the decoder in the units decade (1b in Figure 9) to detect the next count of six.

Six nanoseconds after the count of six reaches the units decade clock input, the Q output of Flip-Flop A goes low. Then, two nanoseconds later, (typical MC1023 delay) the NOR output of the count of six decoder goes high. This

high level sets the Q output of control Flip-Flop 1 to a logical "1" level and the Q̄ output to a logical "0" level, after a five nanosecond delay. (Typical delay from set/reset inputs to Q/Q̄ outputs).

Prior to this time, the Q output of Flip-Flop 1, which is wire ORed with clock A, remained at a low level and did not affect the toggling of the units counter by the positive transitions of the clock. (In a MECL system if any of the input paths to a wired OR connection are at a high level, the OR connection is maintained high). When the Q output of control Flip-Flop 1 is set to a "1" by the NOR output of the count of six decoder, the OR connection changes from low to high. The counter is thus inhibited while the strobe pulse presets the counters. Although the units counter is inhibited, the final events are sequenced by the control section so that no count is lost.

The logical "0" level on the Q̄ output of control Flip-Flop 1 enables control Flip-Flop 2 to toggle on the next positive transition of clock C (count 5), after an eight nanosecond delay. At this time the Q output of Flip-Flop 2 goes low and its Q̄ output goes high. The Q̄ transition is the start of the counter output pulse.

Since the Q output is wire ORed with clock B, (the MC1023 clock driver, gate 5 in Figure 9) which is still in the positive portion of count 5, the OR connection is held high until the negative transition. The fall of clock B then serves as the leading edge of the strobe pulse. The strobe

pulse is terminated ten nanoseconds later at the positive transition of clock B entering count 4.

The count 4 positive transition on clock C will toggle control Flip-Flop 2, after an eight nanosecond delay. The change of state of the \bar{Q} output terminates the 20 nanosecond output pulse. The same count 4 positive transition, that occurs two nanoseconds later on clock B than clock C, also toggles control Flip-Flop 1, after an eight nanosecond delay, to end the control sequence.

Expansion of the $\div N$ counter to accept larger divisors can be accomplished in the following manner. By duplicating the decoding design employed in the tens decade, the hundreds decade can accept a feed forward decoding pulse and also generate a carry pulse. This is the only modification necessary for the addition of more BCD decade counters.

SUMMARY

This note has illustrated the use of emitter coupled logic as applied to a divide-by-N counter system. The use

of this logic family provides a considerably higher operating frequency than is obtainable in a $\div N$ counter system using a saturated logic family. The worst case data given in this note are conservative and, therefore, intended for system design. Due to the high frequencies of operation, performance depends heavily upon system layout and the counter will work best when used with two-sided printed circuit cards where lead lengths have been minimized. Since the introduction of higher speed MECL III, the $\div N$ counter can be fabricated to operate in the 100 MHz + area.

ACKNOWLEDGMENT

The author wishes to thank Al Collum for the comprehensive data and laboratory checkout that was done in support of this note. He also wishes to convey acknowledgment to Chuck Byers for his work on the 13-4 counter.

